Session 1: CPU and IP Overview
      Linley Gwennap, Principal Analyst, The Linley Group

Session 2: Coprocessor and Interface IP for Networking

How Application Requirements Drive Security Architecture
      Steve Singer, Systems Engineering Manager, SafeNet

Designing High-Speed Transceivers
      Navraj Nandra, Director of Product Marketing, Synopsys

Thyristor RAM: A Novel Embedded-Memory Technology
      Farid Nemati, CTO, T-RAM

Session 3: Analyzing Multicore and Networking Processor Performance
      Shay Gal-On, Director of Software Engineering, EEMBC

Session 4: CPU Cores for Networking

Licensing Freescale’s Power Architecture and ColdFire Technologies
      Warren Savage, CEO, IPextreme

Building a Single-Chip Control/Data Plane
      Harry Linzer, Senior Engineer, IBM

Networking Applications for Xtensa Configurable Processors
      Jerry Redington, Principal System Architect, Tensilica

Evaluating Multicore Tradeoffs for SMB Networking
      Nandan Nayampally, Director of CPUs, ARM

Accelerating Networking Functions Using MIPS32
       Vidya Rajagopalan, Director of Engineering, MIPS

These PDFs require an access code in order to open the documents. You can request the code by completing the registration form. Click here.

The seminar was targeted at OEMs, board developers, software developers, press, and the financial community.

Information collected for this event will be shared with the sponsors paying for this seminar. This information will not be shared with companies other than the sponsors of this event.

Further questions?   Contact The Linley Group:
Phone: 1.800.413.2881 (toll free in US) or 1.408.281.1947 or email: customer service