» Linley Newsletter Archive | Subscribe to Linley Newsletter

Linley Newsletter   Analysis of microprocessor and semiconductor developments

Our newsletter is free. To access entire articles please subscribe to Microprocessor Report.

Cortus APS3V Plays the RISC-V Card
Cortus has unveiled its first CPU core to use the RISC-V instruction set. The APS3V is the smallest commercial RISC-V core available for deeply embedded applications.
Epyc Relaunches AMD Into Servers
AMD's new Epyc processor boosts IPC by 52% compared with the company’s previous generation and provides more memory and I/O bandwidth than Intel Xeon E5 processors.
Trident 3 Adopts Programmability
Broadcom’s future enterprise-switch portfolio will revolve around the new Trident 3 architecture, which brings both programmability and 25G Ethernet to the company’s mainstream switch family.
Intel Bridges Gap to 2.5D Packaging
Intel’s Embedded Multi-Die Interconnect Bridge (EMIB) packaging is less expensive than silicon interposers. It appears in an FPGA and likely in future server processors as well.
Marvell First With Octal 5GBase-T PHY
Marvell is sampling the industry’s first eight-port PHY for 5GBase-T, as well as an optimized single-port device. The new chips meet full 802.3bz and NBase-T specifications.
Nordic Tackles Multiprotocol IoT
Nordic Semiconductor has beefed up its wireless-MCU lineup by delivering the NRF52840, which adds more SRAM and flash memory plus enhanced security features.
Xavier Simplifies Self-Driving Cars
Nvidia has revealed details of its next-generation Xavier SoC, the first chip to integrate all the processor cores that a complete Level 4/5 autonomous-driving system needs.
Aquantia Brings NBase-T to PCs
Aquantia is entering the Ethernet-adapter market with network interface cards, based on its Aqtion controller chip, that support the 802.3bz standard for 2.5GbE and 5GbE.
Dual-Issue ARC Boosts Performance
The new Synopsys HS4x/4xD adds dual-issue capability to the architecture. The CPUs run the same software as previous HS models but deliver a 25% boost in CoreMarks per megahertz.
Nvidia’s Volta Upgrades HPC, Training
The first product using the Volta architecture, the Tesla V100 upgrades the previous P100 with 50% more flop/s, 20% more memory bandwidth, and up to 12x better machine-learning performance.
Think Silicon Shrinks the GPU
Think Silicon designed its Nema GPUs for IoT and embedded applications requiring graphical user interfaces. The licensable cores come in Pico, Tiny, and Small sizes.
Cortex-A55 Improves Memory
A new “little” core that pairs with Cortex-A75, Cortex-A55 offers many upgrades from its predecessor, including more data-cache bandwidth and neural branch prediction.
SiFive Begins Licensing Cores
SiFive has extended its business model to include core licensing, offering customers a validated, supported RISC-V CPU with a simpler approach to licensing.
Cadence C5 Flexes for Neural Networks
Enlarging the Tensilica Vision DSP IP family, Cadence’s new C5 targets convolutional neural networks (CNNs) and can execute more than one trillion 8-bit MACs per second.
Cortex-A75 Has DynamIQ Debut
ARM’s new high-end CPU uses a more powerful microarchitecture and a new cluster design called DynamIQ to boost performance in mobile and embedded processors.
  Linley Newsletter Archive | Subscribe to Linley Newsletter

Events

Linley IoT Hardware Conference 2017
Focusing on hardware design for the IoT and wearables
July 25 - 26, 2017
Hyatt Regency Hotel, Santa Clara, CA
Register Now!
More Events »

Newsletter

Linley Newsletter
Analysis of new developments in microprocessors and other semiconductor products
Subscribe to our Newsletter »