» Current | 2017 | 2016 | 2015 | Subscribe

Linley Newsletter

NetSpeed Gemini Adds Cache

October 13, 2015

Author: Loyd Case

NetSpeed announced its second-generation Gemini coherent network-on-chip IP, improving configurability and adding a last-level-cache option. The new version improves overall turnaround time for complex SoCs requiring coherency across multiple IP clusters. Part of the new iteration of Gemini is Pegasus, a flexible, last-level cache that SoC developers can drop in to improve performance in their designs.

The new version of Gemini significantly increases its configuration capabilities, allowing easier designs and more fine-grained control. Specific application customizations are possible to improve latency. Floorplan options minimize interconnect congestion. Power-partition customization enables more effective power gating.

The Pegasus cache is a configurable IP block, natively integrated into the Gemini tools. Customers can configure cache capacity, banking, associativity, internal power gating, and allocation policies. Pegasus capacities lack any theoretical limit; some existing designs use 32MB. An SoC can include multiple Pegasus modules; the only limitation is NoCStudio’s overall limit of 256 coherent agents. Associativity ranges up to 128 ways, beyond any practical limitation.

The new Gemini enables more rapid iteration and greater design flexibility, in addition to being the only IP solution with built-in capability to generate coherent interconnect fabrics. Given the complex nature of coherent systems, customers requiring rapid development of coherent systems could turn to Gemini to speed time to market.

Subscribers can view the full article in the Microprocessor Report.

Subscribe to the Microprocessor Report and always get the full story!

Purchase the full article

Events

Linley IoT Hardware Conference 2017
Focusing on hardware design for the IoT and wearables
July 25 - 26, 2017
Hyatt Regency Hotel, Santa Clara, CA
Register Now!
More Events »

Newsletter

Linley Newsletter
Analysis of new developments in microprocessors and other semiconductor products
Subscribe to our Newsletter »